

High-Temperature, 400 W, DC-to-AC Inverter Using Silicon Carbide Gate Turn-Off Thyristors and *p-i-n* Diodes

by C. Wesley Tipton, Stephen B. Bayne, Charles J. Scozzie, Timothy Griffin, and Bruce Geil

ARL-TR-3111 October 2003

NOTICES

Disclaimers

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.

Army Research Laboratory

Adelphi, MD 20783-1197

ARL-TR-3111 October 2003

High-Temperature, 400 W, DC-to-AC Inverter Using Silicon Carbide Gate Turn-Off Thyristors and *p-i-n* Diodes

C. Wesley Tipton, Stephen B. Bayne, Charles J. Scozzie, Timothy Griffin, and Bruce Geil
Sensors and Electron Devices Directorate, ARL

Approved for public release; distribution unlimited.

REPORT DOCUMENTATION PAGE

Form Approved OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid

PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.

1. REPORT DATE (DD-MM-YYYY)	2. REPORT TYPE	3. DATES COVERED (From - To)
October 2003	Final	July 2000 to September 2001
4. TITLE AND SUBTITLE	5a. CONTRACT NUMBER	
High-Temperature, 400 W, DC-to		
Off Thyristors and <i>p-i-n</i> Diodes		5b. GRANT NUMBER
	5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)	5d. PROJECT NUMBER	
C. Wesley Tipton, Stephen B. Bayne, Charles J. Scozzie, Timothy Griffin, and Bruce Geil		
		5e. TASK NUMBER
		5f. WORK UNIT NUMBER
7. PERFORMING ORGANIZATION NAM	E/C) AND ADDDESS/ES)	8. PERFORMING ORGANIZATION
U.S. Army Research Laboratory	E(3) AND ADDRESS(E3)	REPORT NUMBER
ATTN: AMSRL-SE-DP		
2800 Powder Mill Road		ARL-TR-3111
Adelphi, MD 20783-1197		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)		10. SPONSOR/MONITOR'S ACRONYM(S)
U.S. Army Research Laboratory		
2800 Powder Mill Road		11. SPONSOR/MONITOR'S REPORT
Adelphi, MD 20783-1197		NUMBER(S)

12. DISTRIBUTION/AVAILABILITY STATEMENT

Approved for public release; distribution unlimited.

13. SUPPLEMENTARY NOTES

14. ABSTRACT

A high-temperature, 400 W, DC-to-AC inverter has been developed using silicon carbide gate turn-off thyristors and *p-i-n* diodes. We demonstrate the inverter driving a three-phase, inductive motor up to 580 W and device case temperatures up to 150° C. The inverter circuit was constructed to perform the first characterization of these SiC devices under significant electrical and thermal stresses, investigate the parametric operating space of the SiC devices, and uncover circuit-related failure modes. We discuss our electrical screening criteria of the SiC components, electrical stresses brought about by circuit topology, component failure modes, and inverter performance. We will use the results of this work in the development of future SiC components.

15. SUBJECT TERMS

High temperature electronics, silicon carbide, DC-AC inverter, Thyristors

16. SECURITY CLASSIFICATION OF:		17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES 29	19a. NAME OF RESPONSIBLE PERSON C. Wesley Tipton	
a. REPORT	b. ABSTRACT	c. THIS PAGE	UL	29	19b. TELEPHONE NUMBER (Include area code)
Unclassified	Unclassified	Unclassified			301-394-5209

Standard Form 298 (Rev. 8/98) Prescribed by ANSI Std. Z39.18

Contents

Lis	st of Figures	iii		
Ac	knowledgments	v		
1.	Introduction	1		
2.	Background			
	2.1 DC-to-AC Inverter	2		
	2.2 SiC Gate Turn-off Thyristor and SiC <i>p-i-n</i> Diode	2		
3.	Inverter Implementation	6		
4.	Results and Discussion	10		
5.	Summary	17		
Re	ferences	18		
Dis	stribution List	21		
Lis	st of Figures			
Fig	gure 1. Simplified three-phase, full-bridge DC-AC inverter circuit	2		
Fig	gure 2. Idealized cross-section of the SiC gate turn-off thyristor	3		
Fig	gure 3. Typical forward-conducting characteristics of the SiC, 4 mm ² GTO	4		
Fig	gure 4. Typical forward-conducting characteristics of the SiC, 1 mm ² <i>p-i-n</i> diode	5		
Fig	gure 5. GTO forward-blocking voltage degradation due to encapsulation.	5		
Fig	gure 6. Block diagram of DC-AC inverter.	6		
Fig	gure 7. Simplified DC-AC inverter circuit schematic.	7		
Fig	gure 8. Snubber circuits: (a) turn-off and (b) turn-on	8		

Figure 9. Three-phase line currents of a 3-hp induction motor with SiC devices operated at a DC bus voltage of 350 V and case temperatures of ≈150° C	
Figure 10. Characteristic GTO waveforms during a portion of the PWM switching sequence.	12
Figure 11. Transient current observed in the (a) GTO and (b) antiparallel diode	13
Figure 12. Path of the transient current observed during GTO turn off.	14
Figure 13. Half-bridge inverter switching waveforms.	15
Figure 14. Instantaneous power dissipation in a typical GTO: (a) anode-cathode path and (b) gate-anode path.	16

Acknowledgments

The authors wish to thank Mr. Frank Simon of ARL for his assistance in fabricating the inverter and Dr. Anant Agarwal and Mr. James Richmond of Cree Inc. for their generous technical support during the course of this project.

INTENTIONALLY LEFT BLANK.

1. Introduction

The intrinsic material properties of silicon carbide (SiC) hold the promise of a new generation of power electronics with expanded operating regimes of temperature, switching frequency, breakdown voltage, and current density. However, material defects, such as micropipes and screw dislocations (1), have slowed the proliferation of SiC technology by limiting device performance and yield. Today, SiC wafers can be made with fewer that 1 micropipe/cm², making devices for applications requiring high power density and high operating temperatures feasible. The promise of high-temperature operation (case temperatures of greater than 150 °C) and increased efficiency make SiC an important technology for both military and commercial power conversion and control applications.

Over the last few years, many researchers have characterized *single* SiC devices or mixed-technology circuits (in which a silicon power switch e.g., MOSFET or IGBT is combined with a SiC diode) as part of the SiC device development process (2–11). However, there have been few reports that address issues related to the implementation of SiC-based circuits for specific applications and even fewer that address the safe operating areas (SOA) of SiC devices or their reliability at these operational boundaries. The first report of an all-SiC 3-phase, DC-AC inverter was presented by Seshadri, et al. (12) in 1999. Although Seshadri's inverter used SiC gate turn-off thyristors (GTOs) and *p-i-n* diodes, it was operated at ambient temperature and at voltage and current levels so low that the authors were unable to "...determine typical switching characteristics of the individual SiC components." Clearly, there exists a need to evaluate SiC technology under relevant circuit stresses.

We have demonstrated a DC-AC inverter using 4H-SiC GTOs (in GTO mode) and *p-i-n* diodes driving three-phase, inductive loads up to 580 W and device case temperatures up to 150° C. The inverter circuit described in this article was constructed to characterize the performance of SiC devices under relevant circuit stresses, investigate the parametric operating space of the SiC devices, and uncover circuit-related failure modes. We discuss our electrical screening criteria of the SiC components, electrical stresses brought about by circuit topology, component failure modes, and inverter performance.

2. Background

2.1 DC-to-AC Inverter

A simplified schematic of the switching section of a three-phase inverter is given in Figure 1. This circuit consists of three, half-bridge sub-circuits each of which has two switches (S) and two antiparallel diodes (D). In each leg (A, B, or C), only one switch (e.g., S_1 or S_2) is active at any given time and the output of each half-bridge, V_{AN} for example, depends only on the input bus voltage (V_I) and the state of the switches. When driving inductive loads, the antiparallel diodes provide an alternate current path once a switch has been turned off. Sinusoidal, pulse-width modulation (PWM) control techniques are often employed to produce an alternating current from the DC bus. Conceptually, the sine wave is approximated by comparing a high-frequency triangular wave with the desired low-frequency sine wave. The resultant waveform is a PWM control signal that can be applied to the upper switch and its complement is applied to the lower switch of one of the inverter's legs. To generate three-phase outputs, three low-frequency sine waves (displaced by 120°) are used to generate the six PWM control signals.




Figure 1. Simplified three-phase, full-bridge DC-AC inverter circuit.

2.2 SiC Gate Turn-off Thyristor and SiC *p-i-n* Diode

As noted above, the switching devices in this DC-AC inverter are SiC GTOs. An idealized cross section of the 4 mm² (anode mesa area) GTO is given in Figure 2. This device was designed and fabricated by CREE Inc. to provide 1200 V forward blocking voltage and a maximum controllable current density of 500 A/cm² (or 7 A based on an active area of 37% of the total mesa area). As these devices are asymmetric, their reverse blocking voltage is limited to 250 V. The junction termination extension (JTE) reduces the electric field crowding at the edges of the

junction, J_2 , thereby increasing the forward blocking voltage (I3). Note that the control signal for this structure is applied between the gate and anode—unlike many conventional silicon GTOs. A detailed description of the CREE GTO can be found in (I4,I5). Figure 3 shows the forward conduction characteristics of a typical GTO as a function of temperature taken with a Tektronix 370A curve tracer in the single-sweep mode. The holding current decreases from 270 to 50 mA and the specific on-resistivity increases from 2.2 to 3.1 mΩ·cm², as the case temperature increases from 30° to 200° C. Based on this data, we expect a lower power loss at high temperatures. Before being incorporated into the half-bridge circuit, each GTO was screened for the following room-temperature electrical characteristics: (1) anode-cathode forward blocking voltage of at least 800 V with a leakage current of less than 2 μA (150 μA/cm²), (2) anode-gate forward voltage ($-V_{GA}$) drop of ≈2.7 V at a gate current (I_G) of -20 mA, and (3) anode-gate reverse leakage current of less than 5 μA (300 μA/cm²) at a V_{GA} of 10 V.




Figure 2. Idealized cross-section of the SiC gate turn-off thyristor.




Figure 3. Typical forward-conducting characteristics of the SiC, 4 mm² GTO.

Figure 4 shows the forward conduction characteristic of a typical SiC *p-i-n* diode as a function of case temperature. The turn-on voltage decreased from 3 to 2.6 V as the case temperature increased from 25 ° to 250 °C. The diodes were screened to ensure a forward blocking-voltage of at least 800 V with a leakage current of no greater than 5 μA. Further information relating to the CREE SiC *p-i-n* diodes used in this work can be found in (*16,17*).

To operate at high voltages, we initially encapsulated the SiC diodes and GTOs with Duralco 4460 low viscosity coating using a curing temperature profile of 4 hours at 110 °C followed by 4 hours at 175 °C. We found, however, that the encapsulant caused a failure mode in the GTO that was not present in the diode. Figure 5 compares the forward blocking characteristic of a GTO before and after the encapsulation process. Before encapsulation, the blocking voltage was in excess of 800 V. (Typically, forward blocking screenings were performed to 800 V although limited testing found that devices exceeded 1800 V.) After encapsulation, the blocking voltage dropped below 50 V. Based on our characterizations, we hypothesize that the GTO's passivation material(s) are degraded by the encapsulation, which in turn provides a leakage current path between the cathode and gate regions (refer to Figure 2). Because of these results, GTOs used in the inverter circuit were not encapsulated and we therefore limited maximum operating voltages to 600 V (450 V supply voltage and 150 V inductive overshoot).




Figure 4. Typical forward-conducting characteristics of the SiC, 1 mm² *p-i-n* diode.




Figure 5. GTO forward-blocking voltage degradation due to encapsulation.

3. Inverter Implementation

A block diagram of the SiC inverter circuit is shown in Figure 6. The primary DC power supply was varied between 0 and 600 V and was "stiffened" with a 500 µF capacitor. We used a Motorola ITC137 motion control development board to generate the PWM pulses for the GTO gate drivers. The PWM signals were generated under open-loop control (no feedback between motor and controller), and had a switching frequency (f_s) of 2 kHz. We synthesized the output waveforms using a 1024-point look-up table that contained the values of the first quadrant of the sine function. The switching frequency determined the number of points from the table that were used to generate the sinusoidal output, while the drive frequency (0 to 60 Hz) was determined by the rate at which the values from the table were output to the drive electronics. Due to the GTO's drive-current requirements, a custom gate-drive circuit was designed to interface the PWM controller with the GTOs. This circuit operated the GTOs using a turn-off gain of 1 and a turn-on gain of 7. We isolated the gate drive circuit from the PWM driver board by an optocoupler and its output stage consisted of two, silicon MOS transistors connected in a pushpull configuration. High-voltage isolation of the gate-drive circuit from the bridge circuit was accomplished using DC-DC converters—two 12V, 60W converters (PICO LPA120) were used on each gate-drive circuit to produce the bipolar GTO gate currents.




Figure 6. Block diagram of DC-AC inverter.

Figure 7 shows a schematic of the three-phase, full-bridge circuit consisting of the SiC GTOs and diodes, turn-on snubbers (SN_{on}), and turn-off snubbers (SN_{off}). The GTOs and antiparallel diodes were mounted on a heat sink and were electrically isolated by a 0.01" layer of muscovite mica.




Figure 7. Simplified DC-AC inverter circuit schematic.

The bridge circuit topology requires that the designer prevent the input power bus from being directly shorted by the switching elements. To avoid the short-circuit condition in the present circuit, two parameters must be properly designed. The first design consideration is the possibility of exceeding the maximum rate of rise of the V_{AK} , such that a GTO being turned off is inadvertently latched on. In the forward-blocking state, the center junction (J_2 of Figure 2) of the GTO is reversed biased and therefore has a small junction capacitance that dominates all other internal capacitances. For a sufficiently large voltage transient across this junction capacitance, a displacement current will be produced that satisfies the conditions for turn-on (I8). To prevent this mode of turn-on, a turn-off snubber circuit was implemented to limit the rise-time of V_{AK} . The turn-off snubber circuit shown in Figure 8(a) was designed to limit the dV_{AK}/dt to 200 V/ μ s. The turn-off snubber capacitance (C_{off}) is given by

$$C_{off} = I_M t_f / (2V_I) , \qquad (1)$$




Figure 8. Snubber circuits: (a) turn-off and (b) turn-on.

where I_M is the maximum current through the GTO and t_f is the anode current's fall-time (19). For a capacitance value greater than C_{off} , the GTO voltage rises more slowly and takes longer than t_f to reach V_I . The value for C_{off} used in the snubber circuit was 0.015 μ F. The value of the snubber resistor (R_{offI}) was chosen so that the current through it is 20% of I_m or

$$R_{offI} = V_I / 0.2I_M . (2)$$

The value for R_{offI} used in the snubber design is 1k Ω . For the turn-off snubber to be effective, the minimum on-time of the switch should be greater than the capacitor's discharge time so that the capacitor's voltage can discharge to $\approx 0.1 V_I$ before the beginning of the next switching cycle; therefore, the minimum on time for the GTO should be

$$t_{on} > \ln(10)R_{off}C_{off} . (3)$$

Based on Equation 3, we programmed the PWM pulse widths to produce a maximum on-time of 470 μ s and a minimum on-time of 30 μ s to avoid the possibility of incomplete switching. Due to circuit topology, as the upper GTO is turned on and its V_{AK} decreases, the lower GTO's V_{AK} increases at this same rate. The opposite effect occurs during turn-off. If the upper device's slew rate (dV_{AK}/dt) is allowed to be large during turn-off, there is a possibility that the lower GTO will be inadvertently latched on. The resistor R_{off2} was adjusted to limit the turn-on slew rate. Resistor R_{off2} was added in series with the snubber diode to increase the charging time of C_{off} . Inductor L_{off} limits the peak current through the GTO during turn-on.

The second design consideration is the *dead time* associated with the PWM control signals. The dead time is the time interval between turning off the upper GTO and turning on the lower GTO (or vice versa) in the same half-bridge and is determined by the device turn-off time and snubber decay times. Catastrophic GTO failure would occur if both devices in one half-bridge were to conduct simultaneously. The PWM control software was modified to produce a conservative, 15 µs dead time.

A reliability consideration for thyristors is that of exceeding a critical value of dI_K/d_t during turnon. The turn-on process begins with the formation of excess-carrier density areas near the gate
regions. These regions spread laterally until the entire cross-sectional area of the GTO is filled
with excess carriers. If a large current is allowed to flow early in the turn-on process, localized
heating could damage or destroy the device. In half-bridge circuits, a turn-on snubber should
always be used when a turn-off snubber is used because large transient currents arise from C_{off} .
When the upper switch in the half-bridge is turned on, a capacitive charging current from the
lower device's snubber capacitor flows through the upper device. The capacitive current causes
extra stress on the device; therefore a turn-on snubber is used to limit the capacitive charging
current. The turn-on snubber circuit shown in Figure 7(b) was designed to limit the slew rate to
50 A/ μ s. The snubber inductor L_{on} minimizes transient currents through the GTO; however, a
large inductance will cause excessive voltage transients on the GTO at turn off. When selecting
the value of resistor R_{on} , consideration must be taken for the decay time of the inductor. During
turn-off, the inductor's current should decay to $0.1I_M$ so that the snubber will be effective during
the next turn-on cycle. The equation for the minimum turn-off time (t_{off}) is

$$t_{off} > \ln(10)L_{on}/R_{on} \tag{4}$$

Both turn-on and turn-off snubber circuits used the MUR 4100E fast-recovery silicon diode. A detailed design procedure for snubbers can be found in (19).

The demonstration load was a three-phase, 60 Hz, two-pole, 3 hp, 460 V induction motor having a full-load speed of 3475 rpm and a full load current of 3.8 A (rms). The mechanical load for the motor was a direct-drive fan. The power (P_{inv}) delivered to the motor by the inverter, which includes the losses in the motor and the mechanical power delivered to the fan, is given by

$$P_{inv} = \sqrt{3}V_{LL}I_L\cos(\Theta) \tag{5}$$

where V_{LL} is the line-to-line voltage, I_L is the line current, and $\cos(\theta)$ is the power factor of the motor. The power factor is a function of load and at full load is 0.89, at three-quarter load is 0.85, at one-half load is 0.76, and at one-quarter load is 0.56.

Based on Equation 5 and assuming full load, the inverter would be required to deliver 2695 W of power to the motor (steady-state). Although this steady-state power requirement is within the capability of the 4 mm² GTO, there are several issues that limited the demonstration power level. Based upon the motor's design, its starting current can be significantly greater than the steady-

state value. For example, the starting current of the demonstration motor is 34 A (rms) or 48 A (peak) which is an order of magnitude greater than the 4 mm² GTO can control! One method of reducing the starting current is to gradually increase the line voltage and frequency to their full power values. Note, however, that the line frequency must be increased proportionally to the line voltage. Otherwise, the motor's core will saturate and excessive magnetization currents will flow, thereby causing switch failure. In practice, the open-loop, soft starting technique is plagued by an instability attributed to electro-mechanical energy resonance (20). The instability manifests itself as an oscillation in motor speed (and line current) usually occurring at low frequencies and light loads and depends on many system parameters such as f_s , motor geometry, motor core loss, and line voltage. In the present system, we found that the instability occurred at a drive frequency of ≈ 30 Hz and a DC bus voltage of 350 V. The instability, therefore, required us to limit the demonstration power levels so that the GTOs would not be destroyed.

During inverter operation, currents were monitored using Tektronix P5207 current probes and voltages were monitored using Tektronix P5205 differential voltage probes.

4. Results and Discussion

In the subsequent discussion of data, we first present the overall operation of the inverter and then detail the performance of the SiC components. To study operation at elevated temperatures, the case temperatures of the GTOs and SiC diodes were regulated from 50 ° to 150 °C. Figure 9 shows the three-phase sinusoidal output currents of the inverter circuit operating at 150 °C at a peak value of ≈2.5 A. During the course of our evaluations, a maximum peak-output current of 3.5 A was obtained at a case temperature of 50 °C, frequency of 30 Hz, and DC bus voltage of 350 V. To estimate the power delivered by the inverter at 150 °C, we begin by calculating the PWM-generated sinusoidal line voltage. The line voltage may be estimated as

$$V_{LL} \approx V_I(0.6m_a),\tag{6}$$

where m_a is the PWM amplitude modulation factor (17). Using Equation 6, a value of 0.8 for m_a , and a bus voltage of 350 V, we find V_{LL} to be 168 V (rms). (Note that 168 V is the line voltage supplied to the motor whereas the SiC components are stressed at the DC bus voltage of 350 V.) Using Equation 5, a peak line current of 2.5 A, and a power factor of 0.8, we estimate P_{inv} to be 400 W. A similar calculation for the maximum achieved power at 50 °C gives P_{inv} to be 580 W.




Figure 9. Three-phase line currents of a 3-hp induction motor with SiC devices operated at a DC bus voltage of 350 V and case temperatures of $\approx 150^{\circ}$ C.

Figure 10 shows the switching waveforms for the lower GTO in the "A" phase of the inverter circuit operated at 50 °C case temperature. The upper waveform shows the cathode current peaking at 3.6 A with rising and falling slew-rates of 0.1 and 1.7 A/ μ s, respectively, and the second waveform shows the corresponding V_{AK} . When the GTO is switched off (e.g., at 180 μ s), the voltage across the device rises to a peak value of \approx 550 V due to stray inductance in the circuit; and after 125 μ s, decays to 300 V. The turn-on dV_{AK}/dt is -300 V/ μ s and the turn-off dV_{AK}/dt is 150 V/ μ s. The lower two waveforms in Figure 10 show the gate current (I_G) and gate-anode voltage (V_{GA}). The device turns on with a gate current of -0.48 A, which corresponds to a turn-on gain of 7.3. The maximum gate current at turn-off was 3.5 A, which corresponds to a turn-off gain of 1. At turn-on, the gate-anode junction is forward biased at a V_{GA} of -3.2 V.

Figure 11 shows a series of waveforms characterizing GTO turn-off. Figure 11(a) shows V_{GA} along with I_G and the cathode current (I_K). Initially, the GTO was conducting 1 A. At 3.5 μ s, a turn-off voltage of +12 V was applied to the gate. We note a transient gate current of 2.5 A even though a turn-off gain of 1 only requires a peak I_G of 1 A. However, the gate current is not flowing exclusively in the gate-anode path as evidenced by a transient current (I_{trans}) observed flowing through the GTO's cathode. We complete the analysis of the current path of I_{trans} with the data of Figure 11(b). Though not for the same PWM cycle, this data shows that I_{trans} also flows through the antiparallel diode as indicated in Figure 12. When the antiparallel diode was removed from the circuit, I_{trans} was also eliminated. We attribute I_{trans} to the diffusion capacitance of junction J_2 .




Figure 10. Characteristic GTO waveforms during a portion of the PWM switching sequence.




Figure 11. Transient current observed in the (a) GTO and (b) antiparallel diode.




Figure 12. Path of the transient current observed during GTO turn off.

We also investigated the switching interaction between GTOs and the antiparallel diodes. Figure 13 shows the following waveforms for a single phase of the inverter circuit: lower GTO cathode current $I_{K(Lower)}$, upper antiparallel diode current $(I_{D(Upper)})$, anode-cathode voltage of the upper GTO $(V_{AK(Upper)})$, and the upper GTO cathode current $(I_{K(Upper)})$. Initally, the upper GTO is blocking 300 V, the lower GTO is conducting 3 A, and the upper diode is reverse blocking. At 190 µs, the lower GTO is turned off and the upper diode goes from reverse blocking to conducting. The voltage across the upper GTO is now the on-state voltage of the upper diode (\approx 3.2 V). At 210 µs, the upper GTO is turned on; however, most of the load current continues to flow through the upper diode. At 300 µs, the upper GTO is turned off and I_{trans} can be seen in the $I_{D(Upper)}$ and $I_{K(Upper)}$. At 350 µs, the lower GTO is turned on and I_D is commutated from the upper diode to the lower GTO. Because the snubbers and inductive load limited dI_k/dt , no reverse recovery current was observed in the antiparallel diodes when current was commutated from the diodes to the GTOs.




Figure 13. Half-bridge inverter switching waveforms.

Figure 14(a) shows the instantaneous power dissipated in a typical GTO (defined as the on-state V_{AK} multiply by I_K) operating at 300 V and conducting 3.5 A. (The high frequency, low-level noise in this figure is an artifact of the resolution of the digital oscilloscope.) During the turn-off process, the peak power dissipated in the device is 370 W with a pulse width (full width, half

maximum, t_{FWHM}) of $\approx 2 \,\mu s$. In our circuit, turn-off power transients dominate the switching losses because the snubber circuits allow the voltage across the device to fall before the current starts to rise. The average switching power loss is approximated as

$$P_{s} \approx V_{I} I_{m} t_{FWHM} f_{s} \tag{7}$$

and, using the data of Figure 14(a), is found to be 4 W. The average conduction power loss can be similarly approximated by

$$P_c \approx V_{on} I_m t_{on} f_s, \qquad (8)$$

where t_{on} is the average, per-cycle on-time of the GTO and V_{on} is the on-state V_{AK} . Since this is a PWM system, we take t_{on} to be the average conducting pulse width of 220 μ s and using Figure 14(a), find P_c to be 5 W. During switching, power is also dissipated in the GTO gate as shown in Figure 14(b). The power dissipation shown in this figure was taken for an I_K of 3 A. During turn-off, the peak power dissipated in the gate is 18 W with a pulse width of 2 μ s. The average conduction power dissipated in the device is 0.7 W and the total average power dissipated in the gate is 0.8 W.




Figure 14. Instantaneous power dissipation in a typical GTO: (a) anodecathode path and (b) gate-anode path.

5. Summary

We have performed the first demonstration of an all-SiC DC-AC inverter (using SiC power switches and SiC diodes) operated in excess of 400 W and at case temperatures of approximately 150° C. Two factors, related to the system's implementation, limited the operational power levels of this circuit. The first factor, load instability, caused excessive current spikes and GTO failures and can be corrected by using a closed-loop PWM controller. The second limiting factor was a packaging-induced GTO failure. Given that unencapsulated GTOs were operated without this type of failure, higher power operation can be achieved through hermetic packaging of the GTOs. In summary, we have found that SiC device technology is at a state of maturity whereby practical circuits can now be implemented. It is our hope that many more SiC circuits will be implemented by the power electronics community so that the performance and reliability of this technology can be optimized.

References

- 1. Trivedi, M.; Shenai, K. Performance of Silicon Carbide Devices in Power Converters. *Energy Conversion Engineering Conference and Exhibit (IECEC) 35th Intersociety*, **July 2000**, *1*, pp 37–46.
- 2. Trivedi, M.; Shenai, K. Practical Limits of High-Voltage Thyristors on Wide Band-Gap Material. *J. of Appl. Physics*, **2000**, *88* (12), pp 7313–7320.
- 3. Wright, W.; Carter, J.; Alexandrov, P.; Pan, M.; Weiner, M.; Zhao, J. H. Comparison of Si and SiC Diodes During Operation in Three-Phase Inverter Driving AC Induction Motor. *IEEE Electron Device Letters*, **2001**, *37* (37), pp 787–788.
- 4. Wondrak, W.; Held, R.; Niemann E.; Schmid, U. SiC Devices for Advanced Power and High-Temperature Applications, *IEEE Trans. Industrial Electronics*, **2001**, *48* (2).
- 5. Garuda, V. R.; Kazimierczuk, M. K.; Ramalingam, M. L.; Tunstall, C.; Tolkkinen, L. High Temperature Performance Characterization of Buck Converters Using SiC and Si Devices, *IEEE Power Electronics Specialists Conference*, **1998**, *2*, pp 1561–1567.
- 6. Katulka, G. L.; Hepneer, D. J.; Davis, B.; Irwin, D. E.; Ridgley, M.; Kornegay, K. Characterization of Silicon Carbide and Commercial-Off-The-Shelf (COTS) Components for High-G Launch and EM Applications, *IEEE Trans. Magnetics*, **2001**, *37*, pp 248–251.
- 7. Shenai K.; Neudeck, P. G. Performance Evaluation of Silicon Carbide Devices in Power Converters, *Energy Conversion Engineering Conference and Exhibit, (IECEC) 35th Intersociety*, **2000**, *1*, pp 37–46.
- 8. Weizel, C. E.; Palmour, J. W.; Carter, Jr., C. H.; Moore, K.; Nordquist, K. J.; Allen, S.; Thero; C.; Bhatnagar, M. Silicon Carbide High-Power Devices, *IEEE Trans. Electron Devices*, **1996**, *43*, pp 1732–1741.
- 9. Siergiej, R. R.; Casady, J. B.; Agarwal, A. K.; Rowland, L. B.; Seshadri, S.; Mani, S.; Sanger P. A.; Brandt, C. D. 1000V 4H-SiC Gate Turn Off (GTO) Thyristor, *Compound Semiconductors, IEEE International Symposium*, **1997**, pp 363–366.
- 10. Sehadri, S.; Casady, J. B.; Agarwal, A. K.; Siergiej, R. R.; Rowland, L. B.; Sanger, P. A.; Brandt, C. D.; Barrow, J.; Piccone, D.; Rodrigues R.; Hansen, T. Turn-off Characteristics of 1000 V SiC Gate-Turn-Off Thyristors, *Proceedings of 1998 International Symposium Devices and ICS*, **1998**, pp 131–134.

- 11. Agarwal, A. K.; Ivanov, P. A.; Levinshtein, M. E.; Palmour, J. W.; Rumyantsev, S. L.; Ryu S. H.; Shur, M. S. Turn-off Performance of a 2.6 kV 4H-SiC Asymmetrical GTO Thyristor, *Material Science Forum*, **2001**, *353*–*356*, pp 743–746.
- 12. Seshadri, S.; Agarwal, A. K.; Hall, W. B.; Mani, S. S.; Macmillan, M. F.; Rodrigues, R.; Hanson, T.; Khatri S.; Sanger, P. A. Current Status of SiC Power Switching Devices: Diodes and GTOs, *Mat. Res. Soc Symp. Proc.*, **1999**, *572*, pp 23–32.
- 13. Li, X.; Tone, K.; Cao, L. H.; Alexandrov, P.; Fursion, L.; Zhao, J. H. Theoretical and Experimental Study of 4H-SiC Junction Edge Termination, *Material Science Forum*, **2000**, *338–342*, pp 1375–1378.
- 14. Agarwal, A.; Ryu, S. H.; Singh, R.; Kordina, O.; Palmour, J. W. 2600 V, 12 A, 4H-SiC, Asymmetrical Gate Turn Off (GTO) Thyristor Development, *Material Science Forum*, **2000**, *338–342*, pp 1387–1390.
- 15. Ryu, S. H.; Agarwal, A. K.; Singh, R.; Palmour, J. W. 3100 V, Asymmetrical, Gate Turn-Off (GTO) Thyristors in 4H-SiC, *IEEE Electron Device Letters*, **2001**, *22*, pp. 127–129.
- 16. Singh, R.; Irvine, K. G.; Palmour, J. W.; Levinshtein M. E.; Rumyanetsev, S. L. 4H-SiC Bipolar PiN Diodes with 5.5 kV Blocking Voltage, *Proc. Device Res. Conf.*, **1998**, pp 86–87.
- 17. Hefner, A.; Singh, R.; Lai, J.; Berning, D.; Bouché S.; Chapuy, C. SiC Power Diodes Provide Breakthrough Performance for a Wide Range of Applications, *IEEE Trans. Power Electronics*, **2001**, *16*, pp 273–280.
- 18. Blicher, A. *Thyristor Physics*, New York: Springer-Verlag, 1976, pp 8–11.
- 19. Mohan, N.; Undeland, T.; Robbins, W. *Power Electronics Converters, Applications, and Design*, New York: Wiley, 1995, pp 613–695.
- 20. Ziang, Y. Q. Instability Compensation of V/Hz PWM Inverter-fed Induction Motor Drives, *Conference Record of the 1997 IEEE Thirty-Second IAS Annual Meeting*, **1997**, pp 613–620.

INTENTIONALLY LEFT BLANK.

Distribution

Admnstr

Defns Techl Info Ctr

ATTN DTIC-OCP (Electronic Copy) 8725 John J Kingman Rd Ste 0944

FT Belvoir VA 22060-6218

DARPA

ATTN S Welby 3701 N Fairfax Dr

Arlington VA 22203-1714

Defense Adv Rsrch Projects Agency

ATTN J Zolper 3701 Fairfax Dr Arlington VA 22203

Ofc of the Secy of Defns ATTN ODDRE (R&AT)

The Pentagon

Washington DC 20301-3080

United Defense LP ATTN E Khanishian PO Box 58123

Santa Clara CA 95052

US Army TRADOC

Battle Lab Integration & Techl Directrt

ATTN ATCD-B 10 Whistler Lane

FT Monroe VA 23651-5850

Dir for MANPRINT

Ofc of the Deputy Chief of Staff for Prsnnl

ATTN J Hiller

The Pentagon Rm 2C733 Washington DC 20301-0300

US Military Acdmy

Mathematical Sci Ctr of Excellence

ATTN LTCT Rugenstein Thayer Hall Rm 226C West Point NY 10996-1786

SMC/CZA

2435 Vela Way Ste 1613 El Segundo CA 90245-5500 **TECOM**

ATTN AMSTE-CL

Aberdeen Proving Ground MD 21005-5057

US Army ARDEC

ATTN AMSTA-AR-TD

Bldg 1

Picatinny Arsenal NJ 07806-5000

US Army Avn & Mis Cmnd

ATTN AMSMI-RD W C McCorkle Redstone Arsenal AL 35898-5240

US Army Info Sys Engrg Cmnd ATTN AMSEL-IE-TD F Jenia FT Huachuca AZ 85613-5300

US Army Natick RDEC

Acting Techl Dir

ATTN SBCN-T P Brandler

Kansas Street Bldg78 Natick MA 01760-5002

US Army Simulation Train & Instrmntn Cmnd

ATTN AMSTI-CG M Macedonia

ATTN J Stahl

12350 Research Parkway Orlando FL 32826-3726

US Army TACOM

ATTN AMSTA-TR-R G Khalil ATTN AMSTR-TR-R T Burke

Warren MI 48397-5000

US Army Tank-Automtv Cmnd RDEC

ATTN AMSTA-TR J Chapin

Warren MI 48397-5000

Office of Naval Rsrch

Deputy Depart Head (Acting) ATTN S Beermann-Curtin

800 N Quincy St

Arlington VA 22217-5660

Naval Rsrch Lab

ATTN Code 6813 F Kub 4555 Overlook Ave SW Washington DC 20375

Distribution (cont'd)

The University of Texas at Austin Institute for Advanced Technology ATTN M Crawford 3925 West Braker Lane, Ste 400 Austin TX 78759-5316

Rutgers University ATTN SiCLAB, ECE 242 J Zhao 94 Brett Road Piscataway NJ 08854

Depart of Elect and Computer Eng Texas Tech University ATTN M Giesselmann EE-Building, Mail Stop 3102 Lubbock TX 79409

Arkansas Power Electronics, Inc ATTN A Lostetter 700 Research Ctr Blvd Fayetteville AR 72701

CREE, Inc ATTN A Agarwal ATTN J Richmond 4600 Silicon Dr Durham NC 27703

General Electric Co. ATTN R Steigerwald One Research Cir Niskayuna NY 12309

Hicks & Assoc Inc ATTN G Singley III 1710 Goodrich Dr Ste 1300 McLean VA 22102 Northup Grumman Sys Corp ATTN MS-3B10 S Van Campen 1212 Winterson Rd Linthicum MD 21090

Palisades Inst for Rsrch Svc Inc ATTN E Carr 1745 Jefferson Davis Hwy Ste 500 Arlington VA 22202-3402

Director US Army Rsrch Lab ATTN AMSRL-RO-D JCI Chang ATTN AMSRL-RO-EN W D Bach PO Box 12211 Research Triangle Park NC 27709

US Army Rsrch Lab
ATTN AMSRL-D D R Smith
ATTN AMSRL-D J M Miller
ATTN AMSRL-CI-IS-R Mail & Records Mgmt
ATTN AMSRL-CI-IS-T Techl Pub (2 copies)
ATTN AMSRL-CI-OK-TL Techl Lib (2 copies)
ATTN AMSRL-SE-DP S Bayne (10 copies)
ATTN AMSRL-SE-EP W Tipton (10 copies)

Adelphi MD 20783-1197